CLAIMS

Amend the claims as follows.

- (Canceled)
- (Currently amended) In a wireless receiver wherein a radio frequency signal is received, downconverted, and processed into in-phase (I) and quadrature (Q) signal paths, a method of automatic gain control (AGC) comprising:
- (a) at a specified stage in an I/Q baseband strip containing multiple automatic gain control (AGC) stages, each of said the AGC stages having locally generated control signals associated therewith:
 - i. detecting respective I and Q output signals received from respective I and Q variable gain amplifiers (VGAs) associated with said the specified AGC stage to produce a detected I and Q signal, the detecting comprising;
 - $\frac{ii\cdot}{passing} \xrightarrow{said} \underline{the} \ respective \ I \ and \ Q \ output \ signals \ through \ respective \ high \\ pass \ filters (HPFs)_{\frac{5}{2a}}$
 - iii. rectifying said each of the respective I and Q filtered output signals;
 - iv adding said the respective I and Q rectified filtered output signals in an operational amplifiers, and
 - passing said the added I and Q rectified filtered output signal through a low pass filter (LPF) to produce the detected I and Q signal;
 - vi. digitizing said the detected I and Q signals; and
 - vii. adjusting with said the associated control signal said the respective I and Q VGAs for differences between said the detected I and Q output signals and a reference signal; and
 - (b) repeating (a) through each AGC stage; and

where the digitizing comprises

receiving in an analog to digital converter (ADC) the detected I and Q signal, comparing the detected I and Q signal to the reference signal, and generating digital up/down and count/hold control signals.

- (Canceled)
- (Currently amended) The method of claim 32 wherein said the step of comparing further comprises using a multi-level comparator and a logic circuit to generate said the digital up/down and count/hold control signals.
- (Currently amended) The method of claim 4 wherein the step of adjusting further comprises:
- (a) receiving in an up/down counter said the digital up/down and count/hold control signals; and
 - (b) setting the gains of the respective I and Q variable gain amplifiers (VGAs).
- (Currently amended) The method of claim 5 wherein the step of setting further comprises:
- (a) if said the I and Q filtered output detected I and Q signals falls outside a predefined boundary, modifying the gains of said the respective I and Q VGAs until a desired the tespective I and Q output signals is achieved desired magnitudes;
 - (b) else, maintaining the gains of said the respective I and Q VGAs-settings.
- 7. (Currently amended) The method of claim 6 wherein the step-of modifying comprises adjusting said the respective I and Q VGAs at a fast rate if said the detected II and Q output signal is beyond a first predefined range or at a slow rate if said the detected II and Q output signal is beyond a second predefined range but not beyond the first predefined range.
- 8. (Currently amended) The method of claim 6 wherein the step-of modifying comprises adjusting said the respective I and Q VGAs at a large magnitude if said the detected I/ and Q output signal is beyond a first predefined range or at a small magnitude if said the detected I/ and Q output signal is beyond a second predefined range but not beyond the first predefined range.

- (Canceled)
- 10. (Currently amended) In a wireless receiver where a radio frequency signal is received, downconverted, and processed into in-phase (I) and quadrature (Q) signal paths, an automatic gain control (AGC) circuit comprising multiple AGC stages where each of the AGC stages includes:
 - (a) respective I and O variable gain amplifiers (VGAs);
- (b) a detector to detect respective I and Q output signals received from the respective I and Q VGAs and to produce a detected I and Q output signal;
- $\mbox{(c)} \qquad \mbox{an analog to digital converter (ADC) to convert the detected I and Q output} \label{eq:converter}$ signals; and
- $(d) \qquad \text{a digital engine to digitally adjust the respective I and Q VGAs for differences} \\ \text{between the detected I and Q output signals and a reference signal;}$

where the detector comprises:

- respective I and Q high pass filters (HPFs) to remove direct current (DC) offsets from the respective I and Q output signals;
- ii. a <u>respective</u> rectifiers communicating with the respective I and Q HPFs to change the respective filtered I and Q output signals from alternating current (AC) to direct current (DC);
- iii. an operational amplifier (Op-amp) communicating with the rectifiers to add the rectified filtered I and Q output signals; and
- iv. a low pass filter (LPF) communicating with the Op-amp to filter the added rectified filtered I and Q output signals to produce the detected I and Q output signal; and where the ADC comprises a multi-level comparator and a logic circuit.
 - 11. (Canceled)
- (Currently amended) The automatic gain control circuit of claim 4410 wherein
 the number of levels in said the multi-level comparator is at least four.

 (Currently amended) The automatic gain control circuit of claim 12 wherein said the digital engine comprises an up/down counter for setting gains associated with said the respective I and Q variable gain amplifiers (VGAs).

14.-19. (Canceled)

 (Currently amended) A wireless receiver including a plurality of serially connected automatic gain control stages, each stage comprising:

I and Q variable gain amplifiers (VGAs) to generate I and Q signals, respectively; a detector to generate a detect signal by detecting a difference between from the I and Q signals;

an <u>analog to digital converter (ADC)</u> to convert the detect signal to a digital detect signal;

an <u>digital</u> engine to generate a control signal responsive to the digital detect signal and a reference signal;

where the ADC is enabled to

compare the detect signal to the reference signal, and
generate digital up/down and count/hold control signals as the digital detect
signal; and
where the I and Q VGAs operate responsive to the control signal.

- (Currently amended) The wireless receiver of claim 20 comprising:
 I and Q buffers amplifiers between the variable gain amplifiers and the detector to buffer the I and Q signals, respectively.
- 22. (Currently amended) The wireless receiver of claim 20 where the detector includes:

respective I and Q high pass filters to generate I and Q filtered signals by removing direct current offsets from the I and Q output signals.

23. (Currently amended) The wireless receiver of claim 22 where the detector includes:

a <u>respective</u> rectifiers communicating with the <u>respective</u> I and Q high pass filters to change <u>each of</u> the I and Q filtered signals from alternating current to direct current, <u>producing I</u> and O rectified filtered signals.

24. (Currently amended) The wireless receiver of claim 23 where the detector includes:

an operational amplifier to generate <u>an</u> added I and Q signals by adding the I and Q rectified filtered signals.

25. (Currently amended) The wireless receiver of claim 24 where the detector includes:

a low pass filter to filter the added I and Q signals to produce the detect signal.

2526. (Currently amended) A method comprising;

at each of a plurality of serially connected automatic gain control stages, each of the stages having a respective I variable gain amplifier with a respective I output signal and a respective Q variable gain amplifier with a respective Q output signal, generating a respective detect signal by detecting a difference between from the respective I and Q output signals-at respective outputs of I and Q variable gain amplifiers of a plurality of serially connected automatic gain control stages;

at each of the stages, converting the <u>respective</u> detect signal to a <u>respective</u> digital detect signal;

at each of the stages, generating a <u>respective</u> control signal to control the <u>respective</u> I and Q variable gain amplifiers responsive to the <u>respective</u> digital detect signal; and

at each of the stages, adjusting the <u>respective</u> I and Q variable gain amplifiers responsive to the <u>respective</u> control signal; <u>and</u>

where the converting comprises comparing the respective detect signal to a respective reference signal via a multi-level comparator and a logic circuit.

2627. (Currently amended) The method of claim 2526 where the generating the respective detect signal eomprising comprises:

generating <u>respective</u> I and Q filtered signals by removing direct current offsets from the respective I and Q output signals.

2728. (Currently amended) The method of claim 2627 where the generating the respective detect signal comprising comprises:

rectifying <u>each of</u> the <u>respective</u> I and Q filtered signals from alternating current to direct current to produce respective I and O rectified filtered signals.

2829. (Currently amended) The method of claim 2728 where the generating the respective detect signal comprising comprises:

adding the rectified respective I and Q rectified filtered signals to produce a respective added I and Q rectified filtered signal.

2930. (Currently amended) The method of claim 2829 where the generating the respective detect signal emprising comprises:

low pass filtering the <u>respective</u> added I and Q <u>rectified filtered</u> signals <u>to produce the respective detect signal</u>.

31. (New) The wireless receiver of claim 20

where the ADC comprises a multi-level comparator and a logic circuit;

where the multi-level comparator is enabled to compare the detect signal to the reference signal; and

where the logic circuit is coupled to the multi-level comparator and is enabled to generate the digital up/down and count/hold control signals.

 (New) The method of claim 26 where the converting comprises generating digital up/down and count/hold control signals via the logic circuit.

- 33. (New) The method of claim 32 where the generating the respective control signal comprises:
- (a) receiving in an up/down counter the digital up/down and count/hold control signals; and
- (b) determining the respective control signal based, at least in part, on the value of the up/down counter.